

# **GPU Programming Optimization - GSoC 2023 (Cont'd)**

**Huiyu Xie [huiyuxie.sde@gmail.com](mailto:huiyuxie.sde@gmail.com)**



The project focused on accelerating the discretization processes used in solving partial differential equations (PDEs) via GPU programming.



**Trixi.jl**

Note: The GPU type selected for this project is the *NVIDIA Tesla V100*, which features *5120 CUDA Cores* and *640 Tensor Cores*. The GPU was set up in the cloud on AWS.

Links to some relevant resources:

- Trixi.jl (<u>[Docs](https://trixi-framework.github.io/Trixi.jl/stable/), GitHub</u>)
- CUDA.jl [\(Docs,](https://cuda.juliagpu.org/stable/) [GitHub](https://github.com/JuliaGPU/CUDA.jl))
- GSoC 2023 Project [\(Google](https://summerofcode.withgoogle.com/programs/2023/projects/upstR7K2), [Code](https://github.com/huiyuxie/trixi_cuda), [Report](https://gist.github.com/huiyuxie/44b561f9f854aada98fdb37036081454))
- CUDA ([Docs\)](https://docs.nvidia.com/cuda/cuda-c-programming-guide/contents.html)
- AWS ([Docs](https://docs.aws.amazon.com/))







ODEProblem(rhs!, u0 ode, tspan, semi)



When solving the ODE problem…





### **GSoC 2023 Project Brief Review Cont'd**

Implemented GPU solvers for 1D, 2D and 3D equation problems based on DGSEM with tree mesh. Take 2D problem





Tested both CPU and GPU implementation using example **elixir advection basic.jl** (2D equation problem), relative errors are shown as below:

**julia> extrema(du\_gpu -du\_cpu)./ maximum(abs, du\_cpu) # Based on Float32**

```
(-1.707497444828748e-5, 1.7006649665921008e-5)
```
**julia> extrema(du\_gpu -du\_cpu)./ maximum(abs, du\_cpu) # Based on Float64**

**(-3.3923170749628214e-14, 3.61847154662701e-14)**



While using  $F$ loat64 is much better than  $F$ loat32, both cases caused accuracy issues. Why?



Single precision (float/Float32): 32 bits



Double precision (double/Float64): 64 bits





Case of 32-bit floating point (single/Float32)

- Float64 is converted to Float32 (CPU-GPU).
- The 52-bit mantissa (i.e., fraction) of the Float64 is truncated (or rounded) to fit into the 23-bit mantissa of the Float 32.

Case of 64-bit floating point (double/Float64)

- Float64 is NOT converted to Float32 (CPU-GPU).
- But why are there still accuracy errors?



With finite precision, the order of number operation affect the accuracy of the final result. (See one toy example in the next slide!)



Toy example - **5-bit** number representation system

- The smallest positive number can be represented (i.e., precision) is  $1*2^(-2)=0.25$  (Can be easily verified!), and thus any number less than 0.25 will underflow to zero.
- Consider the following two calculations:
- $(1)$  1.00\*2^0 + 1.00\*2^0 + 1.00\*2^(-2) + 1.00\*2^(-2)=  $1.00*2^1 + 1.00*2^(-2) + 1.00*2^(-2) = 1.00*2^1$
- $(2)$   $(1.00*2^0 + 1.00*2^0)$  +  $(1.00*2^0 2)$  + 1.00\*2^(-2))= 1.01\*2^1

Both (1) and (2) are using binary!



### **Remaining Precision Problems (How to deal with?)**

#### **Reasons have been identified!**

Trade-off: Speed v.s. Precision

- GPU programming (i.e., parallel programming) adopt parallel computing strategy, that is, the order of operations may not be sequential (like summing up an array of numbers).

#### **How to deal with this issue?**

- $(1)$  Easy approach: Sorting is frequently used in parallel numerical algorithms
	- Group numerical values close to each other in the same group.
	- Perform operation (e.g., addition) in each group, more likely to get accurate result.
	- Sign of numbers should be taken into account.
- (2) Advanced approach: [Kahan's Summation Algorithm](https://en.wikipedia.org/wiki/Kahan_summation_algorithm) (i.e., Compensated Summation Algorithm) - Only for accurate summation.

#### julià **Remaining Precision Problems (Q&A)**

Typically, there is a trade-off between speed and precision

- Use  $F$ loat32/float, low precision but high speed
- Use Float64 /double, high precision but low speed -

Further nested trade-off problem (can be applied to both 32-bit and 64-bit)

- Apply algorithm, improve precision but affect speed
- No algorithm, keep errors and speed

**Which one is more preferable, and what level of accuracy error is acceptable? (Given the context of solving PDE problems.)**

Relative Error Formula

$$
\qquad \qquad \Longrightarrow
$$

$$
\delta = \left|\frac{v_A - v_E}{v_E}\right|\cdot 100\%
$$



Recall what I have said in the [GSoC project report…](https://gist.github.com/huiyuxie/44b561f9f854aada98fdb37036081454)

- Implement custom CUDA kernels instead of using existing types (e.g.,  $\text{CuArray type}$ ).
- Avoid using conditional statement (e.g., if-then-else branches) in CUDA kernels.
- Decrease the number of CUDA kernel calls (i.e., calls to  $\int$  global functions) within a certain function (i.e.,  $\vert$  host function).

But these are not enough…

We have to further optimize CUDA kernels!







performed) / #(times of accessing to global memory) within a program region

#### julia **GPU Memory Architecture/Layout (Kernel Optimization)** Complicated… but…

#### Good Performance

Registers - Thread scop Fastest - Very limited

Shared memory - Block Fast - Limited

den

Global memory - Grid so (GPU device) - Varia Slow - Not limited

#### Bad Performance





#### julia **GPU Memory Architecture/Layout Cont'd (Kernel Optimization)**





### **Optimization of Existing CUDA Kernels (Insights from Ratio…)**

Check the formula again:

*Compute-to-Global-Memory-Access Ratio* = #(times of floating-point calculation performed) / #(times of accessing to global memory) within a program region

- Higher ratio implies better performance
- Lower ratio implies worse performance

Generally there are two ways (straightforward!)

- Increase numerator (But almost fixed...)
- Decrease denominator  $\vert \cdot (1)$  Use registers  $\vert \cdot (2)$  Use shared memory  $\vert \cdot (3)$  Keep in global memory

Common approach by programmers!



Have to increase the ratio! But how?



### **Optimization of Existing CUDA Kernels (Insights from Ratio…)**

How to decrease denominator (i.e., decrease the times of accessing global memory):

- Use registers (Very limited! Cannot allocate large amounts of data...)
- Use shared memory (Viable!)
- Keep in global memory (Viable!)

```
qlobal void MatrixMulKernel(float* d M, float* d N, float* d P, intWidth) {
 \overline{2}int Row = blockIdx.y * blockDim.y * threadIdx.y;\overline{3}int Col = blockIdx.**blockDim.*+threadIdx.*;5
         if ((Row < width) && (Col < width)) {
 6
              float Pvalue = 0;
 7\phantom{.}\, 8 \,for (int k = 0; k < Width; ++k) {
 \overline{9}Go back to our 
                  Pvalue += d_M[Row*Width+k]*d_N[k*Width+Col];
10
11
                                                                                  previous example!d_P[Row*Width+Col] = Pvalue;12
         }
13
14
```


## **Optimization of Existing CUDA Kernels (Shared Memory and Tiling)**

**Still confused? No worries!**

#define TILE\_WIDTH …





### **Optimization of Existing CUDA Kernels (Shared Memory and Tiling)** Do some visualization!





#### **Optimization of Existing CUDA Kernels (Shared Memory and Tiling) Do some calculation!**



TILE\_WIDTH \* #(new times of accessing global memory) = #(original times of accessing global memory)

#(new times of accessing global memory) = #(original times of accessing global memory)/TILE\_WIDTH

**Global memory accessing be reduced by times! But what is the best size for tiling?**



## **Optimization of Existing CUDA Kernels (About Size for Tiling…)**

Within the limit, the larger the better? Not really… Need performance tuning.

Consider the following extreme cases:

- If size for tiling is too large, we will exceed the limit of shared memory per block.
- If size for tiling is too small, we will have few performance improvement.

The best size actually depends on the matrix size and the GPU architecture. And the tile size often matches block size.

Fortunately, programmers can dynamically allocate shared memory during runtime!





#### **Optimization of Existing CUDA Kernels (Dynamic allocation of Shared Memory) Case dependent!**

Let's start with kernel configuration and execution.  $\overline{a}$  Get the tile size (and thus the size of

// Get CUDA devices... cuDeviceGetAttribute(&maxSharedMemPerBlock, CU\_DEVICE\_ATTRIBUTE\_MAX\_SHARED\_MEMORY\_PER\_BLOCK, cuDevice); cuDeviceGetAttribute(&maxThreadsPerBlock, CU DEVICE ATTRIBUTE MAX THREADS PER BLOCK, cuDevice); size t sizeShared; int tileWidth calculate appropriate SM usage (&sizeShared, &tileWidth, maxSharedMemPerBlock, maxThreadsPerBlock, width, ...); 10 11 matrixMulKernel<<<dimGrid, dimBlock, sizeShared>>>(Md, Nd, Pd, Width, 12 tileWidth);

shared memory) based on some constraints:

- Tile memory cannot exceed maxSharedMemPerBlock.
- Block size cannot exceed maxThreadsPerBlock.
- Tile size (i.e., tileWidth) should be smaller than matrix size (i.e., width).

What else…?

Launch up the kernel by passing the size of shared memory…

Warning: Shared memory configurator should not be too complex! Bad performance again!



### **Optimization of Existing CUDA Kernels (Dynamic allocation of Shared Memory)**

```
_qlobal__ void MatrixMulKernel(float* d_M, float* d_N, float* d_P,
    int Width, int tileWidth) {
                                                                                    Then go quick with the kernel 
\overline{2}\mathsf 3implementation.extern shared float shared[];
\overline{4}5\phantom{.0}float*Mds = (float*)shared:\, 6
\overline{\phantom{a}}float*Nds = (float*)Mds[tileWidth* tileWidth]8
        int bx = blockIdx.x; int by = blockIdx.y;\overline{9}int tx = \text{threadIdx.x}; int ty = \text{threadIdx.y};
10
11
        int Row = by * tileWidth + ty;
12
        int Col = bx * tileWidth + tx:
13
        float Pvalue = 0:
14
                                                                           Check CUDA programming 
15
        for (int m = 0; m < Width/tileWidth; ++m) {
16
                                                                              shared references here!
17
             Mds[ty][tx] = d M[Row*Width + m*tileWidth + tx];18
             Nds[ty][tx] = d N[(m*tileWidth + ty)*Width + Col];19
20
             syncthreads();
21
             for (int k = 0; k < tileWidth; ++k) {
22
                 Pvalue += Mds[ty][k] * Nds[k][tx];23
24
             ł
             syncthreads();
25
26
        d P[Row*Width + Col] = Pvalue;
27
28
```




### **Optimization of Existing CUDA Kernels (Back to Our Project…)**

#define TILE\_WIDTH … **shared memory)!** 

**Do some optimization (tiling via** 

```
global__ void weakFormKernel(float* duArray, float* derivativeDhat, float* fluxArray, int width,
    int height, int depth) \{shared float derivativeDhatShared [TILE WIDTH] [TILE WIDTH]
        Tiling along row and column (i.e., index \pmint bx = blockIdx.x; int by = blockIdx.y;
                                                                               and \overline{1}), keep layer (i.e., index k) intact.
        int tx = \text{threadIdx.x}; int ty = \text{threadIdx.y};
        int layer = blockIdx.z * blockDim.z + threadIdx.z;int Row = by * TILE WIDTH + ty;10
        int col = bx * TILE WIDTH + tx;
11
                                                                                            Boundary check! Matrix size 
        float duValue = duArray[layer*height*width + Row*width + Col];
12
13
                                                                                            is a multiple of tile size?
        for (int m = 0; \boxed{m \lt \text{ceil}(\text{width}/(\text{float})\text{TILE\_WIDTH}; \text{++m})} {
14
15
           if ((Col < width) && (m*TILE WIDTH+tx) < width)
16
                derivativeDhatShared[ty]\overline{[tx]} = derivativeDhat[Col*Width + m*TILE_WIDTH + tx];
17
18
            if ((Row < height) && (m*TILE WIDTH+tx) < width)
                fluxArravShared[tvl[tx] = fluxArrav[taver*hel]aht*width + Row*Width + m*TILE WIDTH + tx];19
20
            syncthreads();
21
            for (int k = 0; k < TILE WIDTH: ++K) {
22
                duValue += derivativeDhatShared[tx][k] * fluxArrayShared[ty][k];
23
                                                                                          Further optimization 
24
                                                                                          via dynamic allocation 
            _syncthreads();
25
26
                                                                                          of shared memory…duArray[layer*height*width + Row*width + Col] = Pvalue;26
27
28
```


### **Optimization of Existing CUDA Kernels (Memory Coalescing)**

How to decrease denominator (i.e., decrease the times of accessing global memory):

Use registers (Very limited! Cannot allocate large amounts of data...)



The global memory of a CUDA device is implemented with [DRAMs](https://en.wikipedia.org/wiki/Dynamic_random-access_memory) (Dynamic  $\geq$ Random-Access Memory).

Each time a DRAM location is accessed, a range of consecutive locations that includes the requested location are actually accessed (i.e., DRAM burst).



### **Optimization of Existing CUDA Kernels (Memory Coalescing)**



Array elements in  $C(C++)$  and CUDA are placed into linearly addressed memory space based on row-major convention.

What about  $Julia$  and  $CUDA.i?$ 



- Left is coalesced in  $\texttt{CUDA.}j1(\texttt{Julia}).$
- Right is coalesced in  $\text{CUDA}$  ( $\text{C++}$ ).



### **Optimization of Existing CUDA Kernels (Memory Coalescing Cont'd)**





Access direction in Kernel code

In a row-based layout, consecutive data is accessed at each iteration.

In a column-based layout, consecutive data is accessed at each iteration.



#### julià **Optimization of Existing CUDA Kernels (Short Summary)**

To achieve a high compute-to-global-memory-access ratio, we adopt **tiling algorithm**, which bas basically has two advantages:

- The number of global memory loads is reduced due to the reuse of data in the shared memory.
- The renaming global memory loads are coalesced so the DRAM bandwidth utilization is further improved.

What else can we do…?

Therefore, the main optimization strategy is to **apply the tiling algorithm** to our existing CUDA kernels.

> Note that once the data is in the shared memory, they can be accessed either on a row basis or a column basis with much less performance variation because it is *high-speed on-chip memory*.



#### **Optimization of Existing CUDA Kernels (About Sparse Matrix Computation…)**



When solving the ODE problem, some data from  $\sin i$  (like cache.xx.xx) are sparse and remain unchanged during iteration (time integration).

> **A waste of memory bandwidth if zeros are doing nothing!**

32



### **Sparse Matrix Parallel Computation (Some Brief Sketch)**

**Trade-off: Format transformation overhead v.s. Runtime speed**

*SpMV: Sparse Matrix-Vector* SpMV/CSR Kernel Does not make memory coalescing and incur control flow divergence in all warps. SpMV/ELL Kernel **Padding and transposition** *CSR: Compressed Sparse Row ELL: ELLPACK Used for solving BVP* One or a small number of rows have exceedingly large number of nonzero elements. **Hybrid** SpMV/ELL-COO Kernel **Store rows separately**  The padding overhead may still be significant for the rest of rows. *COO: Coordinate* JDS… How many loops?



- 1. Kirk, D. B., & Hwu, W. W. (2016). *Programming Massively Parallel Processors: A Hands-on Approach (3rd ed.)*. Elsevier.
- 2. NVIDIA. (n.d.). *CUDA C Programming Guide*. Retrieved December 18, 2023, from [https://docs.nvidia.com/cuda/cuda-c-programming-guide/contents.h](https://docs.nvidia.com/cuda/cuda-c-programming-guide/contents.html) [tml](https://docs.nvidia.com/cuda/cuda-c-programming-guide/contents.html)
- 3. Trixi.jl Developers. (n.d.). *Trixi.jl Documentation*. Retrieved December 18, from <https://trixi-framework.github.io/Trixi.jl/stable/>
- 4. CUDA.jl Developers. (n.d.). *CUDA.jl Documentation*. Retrieved December 18, from<https://cuda.juliagpu.org/stable/>
- 5. Amazon Web Services, Inc. (n.d.). AWS Documentation. Retrieved December 18, from<https://docs.aws.amazon.com/>



**Q&A**

We have discussed a portion of the future work, focusing on the kernel optimization aspect.

Are there any questions so far?